Realization of Parallel of AES Algorithm Based on FPGA

doi:10.3963/j.issn.1674-4861.2002.06.007

Issue 6

Dec. 2002

Turn off MathJax

Article Contents

Article Navigation > Journal of Transport Information and Safety > 2002 > 20(6): 20-22

Realization of Parallel of AES Algorithm Based on FPGA[J]. Journal of Transport Information and Safety, 2002, 20(6): 20-22. doi: 10.3963/j.issn.1674-4861.2002.06.007

Citation:

Realization of Parallel of AES Algorithm Based on FPGA[J]. Journal of Transport Information and Safety, 2002, 20(6): 20-22. doi: 10.3963/j.issn.1674-4861.2002.06.007

Realization of Parallel of AES Algorithm Based on FPGA[J]. Journal of Transport Information and Safety, 2002, 20(6): 20-22. doi: 10.3963/j.issn.1674-4861.2002.06.007

Citation:

Realization of Parallel of AES Algorithm Based on FPGA[J]. Journal of Transport Information and Safety, 2002, 20(6): 20-22. doi: 10.3963/j.issn.1674-4861.2002.06.007

PDF( 79 KB)